This paper presents the methods of fabricating narrow parallel submicrometric stripes in silicon dioxide and a resist layer. The experiments were conducted by two techniques: double patterning lithography and double exposure lithography. In addition to the above mentioned processes, mask translation was applied. For all conducted experiments, chrome masks and a 405 nm line of the high pressure mercury lamp of an MA-56 Mask Aligner System were used. The main aim of the performed tests was to establish the utility and the possible applications of the methods used. 
Introduction
In the modern semiconductor industry, the tendency to decrease the geometrical dimensions of devices is clearly evident. This situation is driven by the need for higher efficiency, better performance and lower price of the devices [1] . This can be achieved by the improvement of high resolution lithographic techniques. Because of its high productivity and low operation costs, optical lithography is the main patterning method applied in the microelectronic industry. In this method, the maximal resolution of the fabricated structures is mainly limited by the wave- * E-mail: kornelia.indykiewicz@pwr.wroc.pl length of the lithographic system [2] . The application of shorter wavelengths is connected with increased cost and system complexity. For this reason, mixed techniques, like immersion lithography [3] or special phase-shift masks [4] , are used. Such combined methods enable higher resolution production while using well-known UV lithographic equipment. Other approaches to increase pattern resolution, without changing the lithographic system optics, are double patterning lithography (DPL) [5] and double exposure lithography (DEL) [6] . DPL and DEL are well described in the literature as methods that make it possible to increase the number of structures per square [3] . In the article, both techniques were presented. According to the authors' knowledge, this is the first case in which DEL supplemented with mask shift and DPL supplemented with mask shift and rotation were used to fabricate narrow, long parallel stripes with high 2D aspect ratio in the photoresist layer and dielectric layer respectively. The proposed technique requires only one mask with special alignment marks to fabricate parallel stripes with a higher resolution than those created by traditional optical lithography. The obtained results are presented and discussed.
Experiment

Double patterning lithography DPL
The schematic diagram of double pattering experiment is presented in Figure 1 . We can divide this process in to two separate subprocesses. The first one is very similar to traditional optical lithography (Fig. 1a -Fig. 1d ). The second step is used to reduce the width of the fabricated patterns, obtained during the first stage. This is achieved by precise mask shifting in relation to the original patterns ( Fig. 1e and Fig. 1i ). Prior to the experiments, silicon substrates were oxidized in water vapour at 1050
• C for 160 minutes; the total thickness of the fabricated SiO 2 layer was 1µm. Next, Shipley AZ 1813 resist (positive tone) was spun off and soft baked at 115
• C for 1 minute. The first photolitographic process was conducted with parameters as follows: 18 mW/cm 2 , h-line exposure in vacuum contact mode (mask alignment and exposure system -Süss MA 56), (Fig. 1b ). An optical chrome mask, with grid structures of 3 µm width stripes and 7 µm gaps between them, was used. Resist patterns were obtained after immersion development with mechanical agitation in Microposit 351 developer (1:5) (Fig. 1c) and hard baked at 115
• C for 30 min. After the lithography process, the silicon dioxide layer was etched in buffered hydrofluoric acid (BHF) solution to remove the dioxide layer in nonmasked areas, (Fig. 1d) . After the first subprocess, SiO 2 structures with geometrical dimensions determined by chrome patterns on the applied mask were fabricated. The second step of DPL, responsible for increasing the structure resolution, is shown in Figure 1e . On a Si substrate with SiO 2 stripes, Shipley AZ1813 resist was spun off, soft baked and exposed using the same mask as in the first lithography, (Fig. 1f) . After this operation only the part of the silicon dioxide stripes determined by mask shift is masked by resist, (Fig. 1g) . In consequence, after the second etch process, the stripes became narrower than produced in first stage of DPL, (Fig. 1h -Fig. 1i ). In order to establish the weak points of this method a special mask translation was applied. In the second subprocess, the mask was slightly shifted with additional rotation. This approach allowed us to fabricate a new type of test structures -needles.
Double exposure lithography DEL
Double exposure lithography is another method that allows us to decrease structure dimensions. Similarly to double patterning lithography, it utilises mask shifting. However, in contrast to DPL, in DEL only one lithography process is needed. Schematic subsequent steps of double exposure lithography are shown in Figure 2 . A bilayer resist system was used to provide the resist undercut that is essential for fabrication of the metallic patterns by the lift-off process. For this experiment, silicon substrates were used. To improve adhesion, MCC Primer 80/20 was applied. The samples' surfaces were spin coated with LOR B (MicroChem Corp.) resist and soft baked at 190
• C for 5 minutes. As the top layer of the bilayer system, Shipley MEGAPOSIT SPR700 photoresist was used and soft baked at 95
• C for 2 minutes. The photolithographic process was conducted with the following parameters: 18 mW/cm 2 , h-line exposure in vacuum contact mode, (mask alignment and exposure system -Süss MA 56). The resist layer was exposed through the same chrome mask as applied in the previous experiments, described in Section 2.1. In this experiment, two exposures, one after another, in one lithographic step with mask shifting were done ( Fig. 2b and Fig. 2 c) . Precise mask shifting is essential for the developed method. It allowed us to fabricate submicrometric narrow, long, parallel structures in the resist layer.
Result and discussion
Double patterning lithography results
In Figure 3a structures fabricated after first the subprocess of DPL are shown. The width of a single stripe was approximately 3 µm and the space between the lines was of a 7 µm width. The resulting patterns fabricated in the second lithographic process using mask shifting with slight rotation are illustrated in a picture taken with an optical microscope in Figure 3b . The minimum width of continuous and repeatable structures, measured by a Scanning Electron Microscope (Hitachi SU 6600), at the end of the created needles was below 200 nm. The advantage of the proposed method is the reduction of the number of experiments needed for the study of the influence of the method of mask shifting without rotation on the resolution and quality of the obtained structures. In Figure 3b two different areas of the needles are schematically shown. These areas were measured by an Atomic Force Microscope (Veeco Multimode V). Figure 4 presents the narrower part of the stripes, near the ending of the needles -Area 2. Figure 5 presents the wider part of the stripes -Area 1. As was expected, the parameters of the etching process and the value of mask shifting have a great influence on the final width of the structures. The further the mask is moved in relation to its starting position during the first stage of the process, the smaller the masked area of the SiO 2 structures becomes. After the etching process, this results in narrower final stripes. That is clearly shown in the Figure 6 . Also, a mask shift that is greater than the dimension of the stripes formed during the first stage in SiO 2 will result in incorrect partial masking. As a consequence, the patterns will not be narrower or will not be continuous.
It was observed that when the structures' dimensions decrease, the profile (Fig. 4b and Fig. 5b ) and height ( Fig. 4a and Fig. 5a ) of the stripes change. It is a complex effect. Fabrication of dielectric patterns is mostly dependent on the geometry and dimensions of the resist mask but also on the etching process parameters. Silicon dioxide is an isotropic etched material. During the etching process, the material decreases in all directions at the same rate. This must be taken into account in the technology process design. Precise parameter control of the etching step and proper photolithography realization make it possible to produce high resolution patterns with the designed profile. This means that the fabrication of very narrow SiO 2 parallel structures with a high 2D aspect ratio is not simple. Nevertheless, the obtained results clearly show that DPL could be applied to fabricate microelectronic structures like three dimensional photonic crystals with geometrical dimensions beyond the reach of classical optical lithography.
Double exposure lithography results
Because of the very demanding resist parameters for the metal lift-off process, double exposure lithography is a more complicated method then double patterning lithography. In order to optimize the DEL process it is necessary to choose a resist with special properties, different than the properties of the resist applied for single expositions. A high resist contrast is very important as it makes it possible to develop only the double exposed resist areas. Additionally, many interdependent process variables should be selected for the fabrication of the proper undercut resist geometry. In this experiment only mask shifting, without rotation, was applied. In consequence, the maximum resolution of the fabricated resist strips was not achieved but it was necessary to control the process to obtain a precisely specified profile of bilayer resist. Nevertheless the minimum width of the obtained narrow long parallel structures was a few times smaller than their original structure dimensions in the chrome mask. The results of the per- formed experiment are presented in Figure 7 and Figure 8 . As was expected, similarly to DPL, the further the mask was moved in relation to its position during first exposition, the smaller the resist structure width became. Also, the mask shift can not be greater than the width of the stripes determined by the chrome mask. Double exposure lithography method could be widely utilized where long parallel metallic paths are important, i.e. in new type of devices such as transducers or THz detectors. 
Conclusions
In this paper, the possibility of submicron stripes fabrication by optical lithography with mask shifting has been studied. The potential of DPL and DEL as methods that enable decreasing the geometrical dimensions of parallel microelectronic patterns was shown. It was proven that applying precise mask shifting performed in a special way improves structure resolution in comparison to standard optical lithography. It has been shown that mask shifting with slight rotation allowed us to fabricate special test structures for DPLneedles. A big advantage of this structures is reduction of the number of needed tests. The minimum width at the end of continuous and parallel needles, measured by SEM, was below 200 nm. A characteristic feature of this nonoptimized method is the simultaneous decreasing of the width and the height of the dielectric stripes. Also, as a result of the etching process, the profile is changing in such a way that stripes are wider at the bottom than at the top. Nevertheless, double patterning lithography is a promising technique for high resolution lithography. It was observed that double exposure lithography with additional mask shifting is a more demanding method. The maximal resolution of this technique was not achieved.
However, the authors were successful in decreasing the resist structure dimensions a few times in comparison to the structures on the chrome mask. Preliminary studies proved that, as does DPL, DEL has a huge potential and therefore needs further research. Also, a simulation of the double exposure and developing process should be performed in order to gain a better understanding of the phenomenon occurring at the bilayer resist system. This will benefit exposition and development process optimisation.
